{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:51Z","timestamp":1759146951007},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tvlsi.2008.2007843","type":"journal-article","created":{"date-parts":[[2009,3,30]],"date-time":"2009-03-30T14:06:43Z","timestamp":1238422003000},"page":"1749-1752","source":"Crossref","is-referenced-by-count":4,"title":["Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies"],"prefix":"10.1109","volume":"17","author":[{"family":"Yiran Chen","sequence":"first","affiliation":[]},{"family":"Hai Li","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]},{"family":"Cheng-Kok Koh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref6","first-page":"238","article-title":"modeling of realistic on-chip power grid using the fdtd method","author":"choi","year":"2002","journal-title":"Proc IEEE Int Symp Electromagn Compat"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.563679"},{"key":"ref8","author":"burger","year":"1997","journal-title":"The SimpleScalar tool set version 2 0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342684"},{"key":"ref1","first-page":"251","article-title":"on-chip decoupling capacitor optimization for noise and leakage reduction","author":"chen","year":"2003","journal-title":"Proc 16th Symp Integr Circuits Syst Des"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5313696\/04806134.pdf?arnumber=4806134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:42Z","timestamp":1633910442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4806134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":9,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2007843","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}