{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:16:55Z","timestamp":1780586215256,"version":"3.54.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/tvlsi.2008.2007958","type":"journal-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T19:22:00Z","timestamp":1236367320000},"page":"517-528","source":"Crossref","is-referenced-by-count":34,"title":["A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems"],"prefix":"10.1109","volume":"17","author":[{"family":"Kyung Ki Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Yong-Bin Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873382"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.250"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref13","author":"narendra","year":"2005","journal-title":"Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)"},{"key":"ref14","first-page":"116","article-title":"optimal body bias selection for leakage improvement and process compensation over different technology generations","author":"neau","year":"2003","journal-title":"Proc ISLPED"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref16","author":"jacob baker","year":"2005","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806266"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.39"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2005.1550165"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193915"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"ref8","first-page":"201","article-title":"variable threshold voltage cmos (vtcmos) is series connected circuits","author":"inukai","year":"2001","journal-title":"Proc Int Symp Low Power Electron Des (ISLPED)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0391-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref1","first-page":"311","article-title":"on-chip digital power supply control for system-on-chip applications","author":"meijer","year":"2005","journal-title":"Proc IEEE ISLPED"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4802402\/04796213.pdf?arnumber=4796213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:50Z","timestamp":1633910450000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2007958","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}