{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T03:14:24Z","timestamp":1726456464364},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tvlsi.2008.2008439","type":"journal-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:17:16Z","timestamp":1246457836000},"page":"119-130","source":"Crossref","is-referenced-by-count":6,"title":["Modeling of Distributed<i>RLC<\/i>Interconnect and Transmission Line via Closed Forms and Recursive Algorithms"],"prefix":"10.1109","volume":"18","author":[{"given":"Sheng-Guo","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800459"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010588"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.980254"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205064"},{"key":"ref14","author":"zhou","year":"1998","journal-title":"Essentials of Robust Control"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309848"},{"key":"ref16","first-page":"52","article-title":"guaranteed passive balancing transformations for model order reduction","author":"phillips","year":"1999","journal-title":"Proc DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.831867"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1109\/WCICA.2004.1340554","article-title":"rc interconnect circuits and its balanced truncated models","author":"yuan","year":"2004","journal-title":"Proc IEEE 5th World Congr Intell Control Autom"},{"key":"ref19","year":"2005","journal-title":"Methods to generate state space models by closed forms and transfer functions by recursive algorithms for RLC interconnect and transmission line and their model reduction and simulations"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BF01673903"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"ref5","first-page":"7","article-title":"error bounded pad approximation via bilinear conformal transformation","author":"chen","year":"1999","journal-title":"Proc DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/31.135749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-0571-5_9"},{"key":"ref2","article-title":"elo model reduction and case study of evenly distributed <emphasis emphasistype=\"italic\">rc<\/emphasis> interconnect","author":"wang","year":"2005","journal-title":"16th IFAC World Congr"},{"key":"ref1","author":"reed","year":"1999","journal-title":"Applied Introductory Circuit Analysis for Electrical and Computer Engineering"},{"key":"ref9","first-page":"520","article-title":"passive model order reduction algorithm based on chebyshev expansion of impulse response of interconnect networks","author":"wang","year":"2000","journal-title":"Proc DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF02687928"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.804542"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.859772"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2316\/Journal.205.2007.4.205-4325"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCA.2002.1229617"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5357587\/05152908.pdf?arnumber=5152908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:48Z","timestamp":1633910448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5152908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2008439","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}