{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T01:07:32Z","timestamp":1772068052683,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2009,6,1]],"date-time":"2009-06-01T00:00:00Z","timestamp":1243814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1109\/tvlsi.2008.2008458","type":"journal-article","created":{"date-parts":[[2009,4,28]],"date-time":"2009-04-28T20:12:52Z","timestamp":1240949572000},"page":"793-802","source":"Crossref","is-referenced-by-count":11,"title":["Delta-Sigma Modulation for Direct Digital Frequency Synthesis"],"prefix":"10.1109","volume":"17","author":[{"family":"Dayu Yang","sequence":"first","affiliation":[]},{"given":"F.F.","family":"Dai","sequence":"additional","affiliation":[]},{"family":"Weining Ni","sequence":"additional","affiliation":[]},{"family":"Shi Yin","sequence":"additional","affiliation":[]},{"given":"R.C.","family":"Jaeger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/26.585916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/26.87209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320905"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870749"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.871322"},{"key":"ref7","author":"norsworthy","year":"1997","journal-title":"Delta-Sigma Data Converters Theory Design and Simulation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.1996.560280"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/26.87209"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.1987.201068"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4957542\/04895685.pdf?arnumber=4895685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:32Z","timestamp":1633910432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4895685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":10,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2008458","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,6]]}}}