{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:34Z","timestamp":1759147294361},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tvlsi.2008.2009058","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T14:45:45Z","timestamp":1244645145000},"page":"194-200","source":"Crossref","is-referenced-by-count":20,"title":["Optimal &lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$ \\Sigma \\Delta$&lt;\/tex&gt;&lt;\/formula&gt; Modulator Architectures for Fractional-&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$ {N}$&lt;\/tex&gt;&lt;\/formula&gt; Frequency Synthesis"],"prefix":"10.1109","volume":"18","author":[{"given":"Sleiman","family":"Bou Sleiman","sequence":"first","affiliation":[]},{"given":"Jad G.","family":"Atallah","sequence":"additional","affiliation":[]},{"given":"Saul","family":"Rodriguez","sequence":"additional","affiliation":[]},{"given":"Ana","family":"Rusu","sequence":"additional","affiliation":[]},{"given":"Mohammed","family":"Ismail","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/ISCAS.1999.780641","article-title":"reduced complexity, high performance digital delta-sigma modulator for fractional-<formula formulatype=\"inline\"><tex notation=\"tex\">$ {n}$<\/tex><\/formula> frequency synthesis","author":"sun","year":"1999","journal-title":"Proc 1999 IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829308"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850744"},{"key":"ref13","first-page":"389","article-title":"design considerations in high-order multi-bit sigma-delta modulators","author":"ju","year":"1997","journal-title":"Proc 1997 IEEE Int Symp Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.871322"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref16","first-page":"325","article-title":"post modulator filtering in sigma-delta fractional-<formula formulatype=\"inline\"><tex notation=\"tex\">$ {n}$<\/tex><\/formula> frequency synthesis","author":"borkowski","year":"0","journal-title":"Proc Circuits Syst (MWSCAS 2004)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230265"},{"key":"ref18","first-page":"238","article-title":"a 1.5-v 900-mhz monolithic cmos fast-switching frequency synthesizer for wireless applications","author":"lo","year":"2000","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","author":"bou sleiman","year":"2007","journal-title":"Sigma-delta controlled frequency divider for multi-standard frequency synthesizers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref6","author":"aktas","year":"2004","journal-title":"CMOS PLLs and VCOs for 4G Wireless"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.882872"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819119"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-7832-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/19.87022"},{"key":"ref1","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref9","first-page":"1391","article-title":"a comparative study of digital <formula formulatype=\"inline\"><tex notation=\"tex\">$ \\sigma \\delta$<\/tex><\/formula> modulators for fractional-<formula formulatype=\"inline\"><tex notation=\"tex\">$ {n}$<\/tex> <\/formula> synthesis","volume":"3","author":"shu","year":"0","journal-title":"Proc 8th IEEE Int Conf Electron Circuits Syst (ICECS 2001)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5393244\/05071193.pdf?arnumber=5071193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:37Z","timestamp":1633910437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2009058","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}