{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:34Z","timestamp":1759146994924,"version":"3.37.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tvlsi.2008.2009304","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T16:02:43Z","timestamp":1239811363000},"page":"209-221","source":"Crossref","is-referenced-by-count":9,"title":["CAPPS: A Framework for Power\u2013Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis"],"prefix":"10.1109","volume":"18","author":[{"given":"Sudeep","family":"Pasricha","sequence":"first","affiliation":[]},{"given":"Young-Hwan","family":"Park","sequence":"additional","affiliation":[]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/43.784119"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268897"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.4324\/9780203507278","author":"faraway","year":"2004","journal-title":"Linear Models With R"},{"journal-title":"Gnu R","year":"0","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.759720"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/43.924827"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871763"},{"key":"ref34","article-title":"pirate: a framework for power\/performance exploration of network-on-chip architectures","author":"palermo","year":"2004","journal-title":"Proc PATMOS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269254"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016777"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref22","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc MICRO"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1145\/1117278.1117294","article-title":"energy\/area\/delay tradeoffs in the physical design of on-chip segmented bus architecture","author":"guo","year":"2006","journal-title":"Proc SLIP"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560073"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5433-2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084874"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269258"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253801"},{"key":"ref11","first-page":"67","article-title":"thermal modeling characterization and management of on-chip networks","author":"shang","year":"2004","journal-title":"Proc MICRO"},{"journal-title":"National Technology Roadmap for Semiconductors","year":"1997","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016778"},{"journal-title":"SystemC","year":"1999","key":"ref13"},{"journal-title":"Synopsys coreTools PrimePower","year":"2007","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/298865.298866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896508"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268995"},{"journal-title":"On-chip coreconnect bus architecture","year":"2009","key":"ref4"},{"journal-title":"AMBA Specification and Multi Layer AHB Specification (rev2 0)","year":"2001","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"AMBA AHB Interconnection Matrix","year":"2009","key":"ref5"},{"key":"ref8","first-page":"30","article-title":"constraint-driven bus matrix synthesis for mpsoc","author":"pasricha","year":"2006","journal-title":"Proc ASPDAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086316"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994932"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2005","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147058"},{"journal-title":"Cadence PKS","year":"2008","key":"ref42"},{"journal-title":"Berkeley predictive technology model","year":"2008","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331346"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888284"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5393244\/04814464.pdf?arnumber=4814464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T23:48:14Z","timestamp":1739058494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4814464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2009304","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}