{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:29:15Z","timestamp":1742390955546},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/tvlsi.2008.2009352","type":"journal-article","created":{"date-parts":[[2009,3,19]],"date-time":"2009-03-19T19:21:02Z","timestamp":1237490462000},"page":"496-506","source":"Crossref","is-referenced-by-count":19,"title":["Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies"],"prefix":"10.1109","volume":"17","author":[{"given":"W. Rhett","family":"Davis","sequence":"first","affiliation":[]},{"given":"Eun Chu","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Ambarish M.","family":"Sule","sequence":"additional","affiliation":[]},{"given":"Paul D.","family":"Franzon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20041224"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/el:19840012"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1090\/S0025-5718-1968-0226899-X","article-title":"A fast fourier transform algorithm using base 8 iterations","volume":"22","author":"bergland","year":"1968","journal-title":"Math Computation"},{"key":"ref30","author":"oppenheim","year":"1975","journal-title":"Digital Signal Processing"},{"key":"ref37","author":"karypis","year":"1998","journal-title":"“The metis serial graph partitioning tool ” Ver 4 0 0"},{"key":"ref36","year":"2003","journal-title":"“FIX_STD VHDL fixed point arithmatic package ” Ver 0 2"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/78.127956"},{"key":"ref34","first-page":"131","article-title":"Design and implementation of a 1024-point pipeline FFT processor","author":"he","year":"1998","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.830355"},{"key":"ref11","first-page":"130","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/96.544362"},{"key":"ref13","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"Int Solid State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.726560"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.34086"},{"key":"ref17","article-title":"Ternary CAM cell for reduced matchline capacitance","author":"perry","year":"2005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/77.403134"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280031"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.364445"},{"key":"ref4","first-page":"18","article-title":"Comparison of key performance metrics in two and three dimensional interrgated circuits","author":"rahman","year":"2000","journal-title":"Proc Int Interconnect Technol Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723029"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"ref6","first-page":"194","article-title":"Implementing a 2-Gbps 1024-bit $(1)\/(2)$-rate low-density parity-check code decoder in three-dimensional integrated circuits","author":"zhou","year":"2007","journal-title":"Proc Int Conf Comput Des"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835815"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989034"},{"key":"ref8","author":"hua","year":"2006","journal-title":"Design and verification methodology for complex three-dimensional digital integrated circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405801"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","author":"schoenfliess","year":"2006","journal-title":"Performance analysis of system-on-chip application of 3D integrated circuits"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1145\/263272.263339","article-title":"Power reduction techniques for a spread spectrum based correlator","author":"garrett","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648642"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.1012"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004578"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1085941"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970244"},{"key":"ref25","author":"tarjan","year":"2006","journal-title":"“CACTI 4 0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4802402\/04802407.pdf?arnumber=4802407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T14:44:09Z","timestamp":1684939449000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4802407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":38,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2009352","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}