{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T18:04:03Z","timestamp":1717697043982},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tvlsi.2008.2009453","type":"journal-article","created":{"date-parts":[[2009,4,8]],"date-time":"2009-04-08T13:28:03Z","timestamp":1239197283000},"page":"222-231","source":"Crossref","is-referenced-by-count":6,"title":["A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip\u2013Flops With Embedded Logic"],"prefix":"10.1109","volume":"18","author":[{"given":"Omid","family":"Sarbishei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Maymandi-Nejad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20060256"},{"key":"ref12","first-page":"29","article-title":"high-performance output feedback flipflop for ultra low-power applications","volume":"13","author":"wai","year":"2006","journal-title":"Int J Electr Eng"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378251"},{"key":"ref14","first-page":"151","article-title":"delay sensitivity study on process, supply voltage and temperature variations of single edge-triggered flipflops","author":"goh","year":"2007","journal-title":"Proc Symp Low-Power High-Speed Chips"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.2498\/cit.2004.01.01","article-title":"vhdl design of a scalable vlsi sorting device based on pipelined computation","volume":"12","author":"mumolo","year":"2004","journal-title":"J Comput Inf Technol (CIT 2004)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811982"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/38.9.695"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.291.0049"},{"key":"ref19","first-page":"685","article-title":"a compact modular architecture for high-speed binary sorting","volume":"4","author":"hatirnaz","year":"2000","journal-title":"Proc IEEE ISCAS"},{"key":"ref4","first-page":"ii-673","article-title":"an efficient implementation of d-flipflop using the gdi technique","volume":"2","author":"morgenshtein","year":"0","journal-title":"Proc Int Symp Circuits Syst (ISCAS 2000)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801578"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.820765"},{"key":"ref8","first-page":"637","article-title":"power-delay efficient overlap-based charge-sharing free pseudo-dynamic d flipflops","author":"sarbishei","year":"2007","journal-title":"Proc IEEE ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"ref1","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.553179"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807409"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5393244\/04811935.pdf?arnumber=4811935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:52Z","timestamp":1633910392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4811935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2009453","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}