{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T06:49:54Z","timestamp":1763534994800},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tvlsi.2008.2011048","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T16:02:43Z","timestamp":1239811363000},"page":"392-400","source":"Crossref","is-referenced-by-count":2,"title":["DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In"],"prefix":"10.1109","volume":"18","author":[{"given":"Wei-Chung","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Shun","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiu-Ting","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasco","family":"Manquinho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2009","journal-title":"on line help desk about"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"165","DOI":"10.3233\/SAT190020","article-title":"pueblo: a hybrid pseudo-boolean sat solver","volume":"2","author":"sheini","year":"2006","journal-title":"J Satisfiability Boolean Model Comput"},{"key":"ref33","article-title":"robust sat-based search algorithm for leakage power reduction","author":"aloul","year":"2002","journal-title":"12th Int Workshop Integr Circuit Des"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915051"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3233\/SAT190014","article-title":"translating pseudo-boolean constraints into sat","volume":"2","author":"een","year":"2006","journal-title":"J Satisfiability Boolean Model Comput"},{"key":"ref36","author":"barth","year":"1995","journal-title":"Logic-Based 01 Constraint Programming"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382634"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICTAI.2005.113"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.28"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584064"},{"key":"ref13","first-page":"120","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref14","first-page":"49","article-title":"low power serial built-in self test","author":"hertwig","year":"1998","journal-title":"Proc IEEE Eur Test Workshop"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011129"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894298"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282700"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781357"},{"key":"ref4","first-page":"689","article-title":"a heuristic to determine low leakage sleep state vectors for cmos combinational circuits","author":"rao","year":"2003","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/LPE.1998.708195","article-title":"Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks","author":"zhanping chen","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref3","year":"2005","journal-title":"International Technology Roadmap for Semiconductor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.826591"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639607"},{"key":"ref8","author":"vassighi","year":"2006","journal-title":"Thermal and Power Management of Integrated Circuits"},{"key":"ref7","first-page":"1","article-title":"is cmos more reliable with scaling?","author":"mak","year":"2002","journal-title":"Proc IEEE Int On-Line Test Workshop"},{"key":"ref2","author":"wang","year":"2007","journal-title":"System Chip Test Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.818985"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(98)00337-2"},{"key":"ref21","first-page":"265","article-title":"on low-capture power test generation for scan testing","author":"wen","year":"2002","journal-title":"Proc IEEE 23rd VlSI Test Symp"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261850"},{"key":"ref41","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144313"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1142\/4109"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379721"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5419135\/04814471.pdf?arnumber=4814471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:45Z","timestamp":1633910385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4814471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011048","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}