{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T11:22:24Z","timestamp":1782127344549,"version":"3.54.5"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tvlsi.2008.2011205","type":"journal-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T21:30:07Z","timestamp":1234215007000},"page":"674-687","source":"Crossref","is-referenced-by-count":58,"title":["Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique"],"prefix":"10.1109","volume":"17","author":[{"given":"G.","family":"Leary","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Mehta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.S.","family":"Chatha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.113"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560072"},{"key":"ref13","article-title":"a technique for design of application specific network-on-chip architectures","author":"srinivasan","year":"2006","journal-title":"DATE"},{"key":"ref14","author":"duato","year":"1997","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.728914"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref17","author":"lorenzo","year":"2008","journal-title":"JPEG Hardware Compressor"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.71"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref3","year":"2005","journal-title":"ST network on chip"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243857"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-001-0038-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871763"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref21","article-title":"implementation of interface router ip for proteo network-on-chip","author":"alho","year":"2003","journal-title":"Int Workshop Des Diagnost Electron Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4839067\/04773141.pdf?arnumber=4773141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:21Z","timestamp":1633910361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4773141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011205","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}