{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:13:33Z","timestamp":1775283213335,"version":"3.50.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tvlsi.2008.2011229","type":"journal-article","created":{"date-parts":[[2009,3,20]],"date-time":"2009-03-20T13:56:36Z","timestamp":1237557396000},"page":"330-341","source":"Crossref","is-referenced-by-count":115,"title":["Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip"],"prefix":"10.1109","volume":"17","author":[{"given":"Umit Y.","family":"Ogras","sequence":"first","affiliation":[]},{"given":"Radu","family":"Marculescu","sequence":"additional","affiliation":[]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[]},{"given":"Eun Gu","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515738"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/BF01197431"},{"key":"ref33","year":"2007","journal-title":"Next-generation SoC power management with multi-domain adaptive voltage scaling"},{"key":"ref32","author":"nash","year":"1996","journal-title":"Linear and Nonlinear Programming"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1145\/1278480.1278509","article-title":"voltage-frequency island partitioning for gals-based networks-on-chip","author":"ogras","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref36","author":"ogata","year":"1995","journal-title":"Discrete-Time Control Systems"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466176"},{"key":"ref34","author":"niyogi","year":"2005","journal-title":"Power and performance evaluation of GALS point-to-point communication interfaces"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774678"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"ref29","year":"0","journal-title":"Matlab documentation optimization toolbox"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.138"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"key":"ref20","year":"2003","journal-title":"Networks on Chip"},{"key":"ref22","year":"2004","journal-title":"Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077637"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231952"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261388"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188283"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1022969.1022973"},{"key":"ref51","year":"0","journal-title":"Virtex-II Pro Platform"},{"key":"ref54","first-page":"524","article-title":"analysis of power consumption on switch fabrics in network routers","author":"ye","year":"2003","journal-title":"Proc Des Autom Conf"},{"key":"ref53","year":"0","journal-title":"Xilinx PicoBlaze 8-bit embedded microcontroller"},{"key":"ref52","year":"0","journal-title":"System Generator for DSP"},{"key":"ref10","author":"chapiro","year":"1984","journal-title":"Globally asynchronous locally synchronous systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844540"},{"key":"ref40","year":"0","journal-title":"Impact of multiple-voltage domain (Multi-VDD) design implementation on large complex SoCs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176265"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060159"},{"key":"ref15","first-page":"693","article-title":"algorithm for achieving minimum energy consumption in cmos circuits using multiple supply and threshold voltages at the module level","author":"dhillon","year":"2003","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref16","author":"dick","year":"0","journal-title":"Embedded System Synthesis Benchmarks Suites (E3S)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"qnoc: qos architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Arch Euromicro J"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024423"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243842"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347970"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820533"},{"key":"ref48","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc MICRO"},{"key":"ref47","first-page":"98","article-title":"an 80-tile 1.28tflops network-on-chip in 65 nm cmos","author":"vangal","year":"2007","journal-title":"Proc Solid-State Circuits Conf"},{"key":"ref42","year":"2006","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref44","first-page":"98","article-title":"powerherd: dynamically satisfying peak power constraints in interconnection networks","author":"shang","year":"2003","journal-title":"Proc Int l Symp Supercomputing"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/BF02022087"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4804122\/04804129.pdf?arnumber=4804129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:29Z","timestamp":1633910369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":54,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011229","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}