{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:08:40Z","timestamp":1758892120551},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tvlsi.2008.2011240","type":"journal-article","created":{"date-parts":[[2009,2,13]],"date-time":"2009-02-13T19:37:27Z","timestamp":1234553847000},"page":"342-355","source":"Crossref","is-referenced-by-count":19,"title":["Custom Networks-on-Chip Architectures With Multicast Routing"],"prefix":"10.1109","volume":"17","author":[{"family":"Shan Yan","sequence":"first","affiliation":[]},{"given":"B.","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"186","article-title":"an efficient implementation of tree-based multicast routing fordistributed shared-memory","author":"malumbres","year":"1996","journal-title":"Proc IEEE Symp Parallel Distrib Process"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"ref33","article-title":"umc delivers leading-edge 65 nm fpgas to xilinx","year":"2006","journal-title":"Des Reuse"},{"key":"ref32","article-title":"hard macros will revolutionize soc design","author":"wein","year":"2004","journal-title":"EE Times"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483955"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref36","author":"towles","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref35","author":"duato","year":"1997","journal-title":"Interconnection Networks"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.23"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref12","article-title":"changing vectors of moore's law","author":"grove","year":"2002","journal-title":"Keynote presentation International Electron Device Meeting"},{"key":"ref13","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc MICRO 35"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"ref16","first-page":"255","article-title":"a delay model and speculative architecture for pipelined routers","year":"2001","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"key":"ref17","first-page":"105","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proc MICRO 36"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560072"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.26"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357983"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/978-1-4757-3171-2_6","author":"warme","year":"2000","journal-title":"Advances in Steiner Trees"},{"key":"ref21","author":"knuth","year":"0","journal-title":"The Art of Computer Programming Pre-Fascicle 3B A Draft of Sections 7 2 1 4-5 Generating All Partitions"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232023"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.2"},{"key":"ref23","year":"2001","journal-title":"University of Copenhagen homepage"},{"key":"ref26","first-page":"8","article-title":"corner block list: an effective and efficient topological representation of non-slicing floorplan","author":"hong","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref25","author":"sherwani","year":"1998","journal-title":"Algorithms for VLSI Physical Design Automation"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4804122\/04776413.pdf?arnumber=4776413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:22Z","timestamp":1633910362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4776413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011240","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}