{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:20Z","timestamp":1761647660035},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tvlsi.2008.2011555","type":"journal-article","created":{"date-parts":[[2009,3,12]],"date-time":"2009-03-12T13:47:20Z","timestamp":1236865640000},"page":"423-435","source":"Crossref","is-referenced-by-count":15,"title":["FPGA Design for Timing Yield Under Process Variations"],"prefix":"10.1109","volume":"18","author":[{"given":"Akhilesh","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012594"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311192"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.92"},{"key":"ref14","first-page":"624","article-title":"an adaptive fpga architecture with process variation compensation and reduced leakage","author":"nabaa","year":"2006","journal-title":"Proc Annu Conf Design Autom (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216931"},{"key":"ref17","first-page":"19","article-title":"fpga device and architecture evaluation considering process variations","author":"wong","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233511"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320100"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193867"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193825"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref9","first-page":"712","article-title":"speed binning aware design methodology to improve profit under parameter variations","author":"datta","year":"2006","journal-title":"Proc Annu Conf Design Autom (DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref20","first-page":"60","article-title":"analysis and modeling of cd variation for statistical static timing","author":"cline","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/775832.775922","article-title":"computation and refinement of statistical bounds on circuit delay","author":"agarwal","year":"2003","journal-title":"Proc Annu Conf Design Autom (DAC)"},{"key":"ref21","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"key":"ref23","year":"2005","journal-title":"BSIM4 MOS models"},{"key":"ref26","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref25","author":"papoulis","year":"2002","journal-title":"Probability random variables and stochastic processes"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5419135\/04799224.pdf?arnumber=4799224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:31Z","timestamp":1633910371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4799224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011555","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}