{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T06:38:03Z","timestamp":1721975883990},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/tvlsi.2008.2011801","type":"journal-article","created":{"date-parts":[[2009,3,12]],"date-time":"2009-03-12T13:47:20Z","timestamp":1236865640000},"page":"907-919","source":"Crossref","is-referenced-by-count":8,"title":["Constrained Asynchronous Ring Structures for Robust Digital Oscillators"],"prefix":"10.1109","volume":"17","author":[{"given":"J.","family":"Hamon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Miscopein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299286"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000295"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.16"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1007\/3-540-44798-9_12","article-title":"temporal properties of self-timed rings","author":"winstanley","year":"2001","journal-title":"Proc 11th IFIP WG 10 5 Advanced Research Working Conf Correct Hardware Design and Verification Methods (CHARME 01)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666509"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5089930\/04799225.pdf?arnumber=4799225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:34Z","timestamp":1633910374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4799225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":7,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011801","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}