{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,8]],"date-time":"2023-10-08T07:50:03Z","timestamp":1696751403499},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/tvlsi.2008.2011912","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T14:45:45Z","timestamp":1244645145000},"page":"893-906","source":"Crossref","is-referenced-by-count":13,"title":["Power Reduction of Asynchronous Logic Circuits Using Activity Detection"],"prefix":"10.1109","volume":"17","author":[{"given":"Y.","family":"Thonnart","sequence":"first","affiliation":[]},{"given":"E.","family":"Beigne","sequence":"additional","affiliation":[]},{"given":"A.","family":"Valentian","sequence":"additional","affiliation":[]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"ref13","first-page":"556","article-title":"a power supply selector for energy- and area-efficient local dynamic voltage scaling","author":"miermont","year":"2007","journal-title":"Proc 15th Int Workshop PATMOS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.335008"},{"key":"ref15","first-page":"216","article-title":"asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications","author":"li","year":"2003","journal-title":"Proc Int Symp ASYNC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183368"},{"key":"ref17","first-page":"1","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813248"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818127"},{"key":"ref6","first-page":"390","article-title":"dynamic voltage scheduling for real time asynchronous systems","author":"es salhiene","year":"2002","journal-title":"Proc 12th Int Workshop PATMOS"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.17"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref8","first-page":"428","article-title":"ASPRO: An asynchronous 16-bit RISC microprocessor with DSP capabilities","author":"renaudin","year":"1999","journal-title":"Proceedings of the 25th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.933467"},{"key":"ref2","first-page":"1","article-title":"a combined hardwaresoftware approach for low-power socs: applying adaptive voltage scaling and intelligent energy management software","author":"flautner","year":"2003","journal-title":"Proc Design Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.282442"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373395"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922710"},{"key":"ref24","first-page":"181","article-title":"static implementation of qdi asynchronous primitives","author":"maurine","year":"2003","journal-title":"Proc 12th Int Workshop PATMOS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373392"},{"key":"ref26","author":"allen","year":"1987","journal-title":"CMOS Analog Circuit Design"},{"key":"ref25","first-page":"1069","article-title":"4g mc-cdma multi antenna system on chip for radio enhancements (4more)","author":"kaiser","year":"2004","journal-title":"Proc 16th IST Mobile Wireless Commun Summit"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5089930\/05071150.pdf?arnumber=5071150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:21Z","timestamp":1633910421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":29,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2011912","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}