{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:10:21Z","timestamp":1773249021723,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tvlsi.2008.2012010","type":"journal-article","created":{"date-parts":[[2009,3,20]],"date-time":"2009-03-20T13:56:36Z","timestamp":1237557396000},"page":"356-369","source":"Crossref","is-referenced-by-count":50,"title":["Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs"],"prefix":"10.1109","volume":"17","author":[{"given":"Andres","family":"Mejia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00c9","family":"Flich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shashi","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rickard","family":"Holsmark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00c9","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"510","article-title":"traffic analysis for on-chip networks design of multimedia applications","author":"varatkar","year":"2002","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref32","year":"2008","journal-title":"Noxim Network-on-chip simulator"},{"key":"ref31","first-page":"182","article-title":"multi-objective mapping for mesh-based noc architectures","author":"ascia","year":"2004","journal-title":"Proc 2nd IEEE\/ACM\/IFIP Int Conf Hardw \/Softw Codes Syst Synth"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195552"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744375"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321278"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","article-title":"packetization and routing analysis of on-chip multiprocessor networks","volume":"50","author":"ye","year":"2004","journal-title":"J Syst Arch"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364414"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639341"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref15","first-page":"162","article-title":"layered shortest path (lash) routing in irregular system area networks","author":"skeie","year":"2002","journal-title":"Proc Commun Arch Clusters"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1007\/3-540-47847-7_7","article-title":"improving infiniband routing through multiple virtual networks","author":"flich","year":"2002","journal-title":"Proc 4th Int Symp High Perform Comput (ISHPC)"},{"key":"ref17","first-page":"165","article-title":"load balancing of irregular system area networks through multiple roots","author":"lysne","year":"2001","journal-title":"Proc Int Conf Commun Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2004.1316144"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240620"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2004.1399722"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2006.329215"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1125","DOI":"10.1109\/ICACT.2006.206169","article-title":"case study: noc based next-generation wlan receiver design in transaction level","volume":"2","author":"yoon","year":"2006","journal-title":"Proc 9th Int Conf on Advanced Commun Technol"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"qnoc: qos architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Arch"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/11796435_38"},{"key":"ref7","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528832"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"ref21","first-page":"45","article-title":"new methodology to compute deadlock-free routing tables for irregular networks","author":"sancho","year":"2000","journal-title":"Proc Workshop Commun Arch Appl Netw -Based Parallel Comput (CANPC)"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1109\/ICPP.2001.952084","article-title":"l-turn routing: an adaptive routing in irregular networks","author":"koibuchi","year":"2001","journal-title":"Proc Int Conf Parallel Process (ICPP)"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1007\/3-540-39999-2_23","article-title":"a flexible routing scheme for networks of workstations","author":"sancho","year":"2000","journal-title":"Proc 3rd Int Symp High Perform Comput (ISHPC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.863637"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844118"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4804122\/04804124.pdf?arnumber=4804124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:24Z","timestamp":1633910424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2012010","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}