{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:17:55Z","timestamp":1742397475233},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tvlsi.2008.2012011","type":"journal-article","created":{"date-parts":[[2009,4,24]],"date-time":"2009-04-24T14:58:15Z","timestamp":1240585095000},"page":"1008-1020","source":"Crossref","is-referenced-by-count":13,"title":["Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters"],"prefix":"10.1109","volume":"17","author":[{"family":"Po-Ching Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yin-Dar Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuan-Cheng Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi-Jun Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tsern-Huei Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193807"},{"key":"ref38","article-title":"multi-pattern signature matching for hardware network intrusion detection systems","author":"song","year":"2005","journal-title":"48th IEEE Globecom Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/s00453-004-1120-3","article-title":"new techniques for regular expression searching","volume":"41","author":"navarro","year":"2004","journal-title":"Algorithmica"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/359146.359148"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286432"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.41"},{"key":"ref36","first-page":"178","article-title":"automatic extraction of computer virus signatures","author":"kaphart","year":"1994","journal-title":"Proc 4th Virus Bulletin Int Conf"},{"key":"ref35","year":"2005","journal-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs Complete Data Sheet"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/12.641938"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268997"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515804"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2006.315851"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/359842.359859"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2004.1354682"},{"key":"ref17","author":"norton","year":"2004","journal-title":"Optimizing pattern matching for intrusion detection"},{"key":"ref18","author":"lecroq","year":"1997","journal-title":"Illustrations of the Boyer-Moore Algorithm"},{"key":"ref19","year":"2004","journal-title":"Two flows for partial reconfiguration Module based and difference based"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2007.23"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1055626.1055640","article-title":"configurable string matching hardware for speeding up intrusion detection","volume":"33","author":"aldwairi","year":"2005","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref27","article-title":"a parallel automaton string matching with pre-hashing and root-indexing techniques for content filtering coprocessor","author":"tseng","year":"2005","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Arch Process (ASAP)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.46"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"ref29","author":"wu","year":"1994","journal-title":"A fast algorithm for multi-pattern searching"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859472"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1145\/1095890.1095916","article-title":"Fast and scalable pattern matching for content filtering","author":"dharmapurikar","year":"2005","journal-title":"2005 Symposium on Architectures for Networking and Communications Systems (ANCS) ANCS"},{"key":"ref7","first-page":"484","article-title":"over 10 gbps string matching mechanism for multi-stream packet scanning systems","author":"sugawara","year":"2004","journal-title":"Proc 16th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref2","first-page":"452","article-title":"specialized hardware for deep network packet filtering","author":"cho","year":"2002","journal-title":"Proc 16th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781316135228"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227239"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.5"},{"key":"ref21","first-page":"880","article-title":"fast, large-scale string match for a 10 gbps fpga-based network intrusion detection system","author":"sourdis","year":"2003","journal-title":"Proc 13th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1509288.1509291"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2006.204"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AINAW.2007.318"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.03.005"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5170177\/04840440.pdf?arnumber=4840440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4840440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":39,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2012011","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}