{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T12:42:07Z","timestamp":1762605727335},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tvlsi.2009.2012511","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T14:45:45Z","timestamp":1244645145000},"page":"356-364","source":"Crossref","is-referenced-by-count":13,"title":["Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control"],"prefix":"10.1109","volume":"18","author":[{"given":"Mohamed H.","family":"Abu-Rahma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sei Seung","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813474"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876568"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397352"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681848"},{"key":"ref34","first-page":"1","article-title":"embedded memory field returnstrials and tribulations","author":"khare","year":"2006","journal-title":"Proc IEEE ITC"},{"key":"ref10","first-page":"168","article-title":"universal-vdd 0.652.0 v 32 kb cache using voltage-adapted timing-generation scheme and a lithographical-symmetric cell","author":"osada","year":"2001","journal-title":"Proc ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391522"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374456"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref28","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref4","first-page":"347","article-title":"variability in sub-100 nm sram designs","author":"heald","year":"2004","journal-title":"Proc Int Conf Comput Aided Des"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2006.4785853"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.134"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415808"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5808-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.97"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373463"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2001.922797"},{"key":"ref21","author":"papoulis","year":"1991","journal-title":"Probability random variables and stochastic processes"},{"key":"ref24","year":"2005","journal-title":"Programmable sense amplifier timing generator"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585462"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.72"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5419135\/05071192.pdf?arnumber=5071192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:19Z","timestamp":1633910359000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":35,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2012511","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}