{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:23:40Z","timestamp":1784643820953,"version":"3.55.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/tvlsi.2009.2013353","type":"journal-article","created":{"date-parts":[[2009,6,25]],"date-time":"2009-06-25T16:28:31Z","timestamp":1245947311000},"page":"564-577","source":"Crossref","is-referenced-by-count":43,"title":["LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization"],"prefix":"10.1109","volume":"18","author":[{"given":"Deming","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiping","family":"Fan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lu","family":"Wan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"328","article-title":"scheduling for dynamically reconfigurable fpgas","author":"vasilko","year":"1995","journal-title":"Proc Int Workshop Logic Architecture Synthesis"},{"key":"ref32","year":"0","journal-title":"Synopsys"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1155\/1999\/81698"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/92.365450"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655896"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2000.894960"},{"key":"ref10","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/1969503"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707888"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675882"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0097-3165(76)90077-7"},{"key":"ref17","author":"gupta","year":"2004","journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123350"},{"key":"ref19","year":"0","journal-title":"Impulse C"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref4","first-page":"127","article-title":"efficient switching activity computation during high-level synthesis of control-dominated designs","author":"bogliolo","year":"1999","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref27","author":"pedram","year":"1999","journal-title":"Low Power Design Methodologies and Techniques An Overview"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337542"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.85735"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358040"},{"key":"ref2","year":"0","journal-title":"Stratix Device Handbook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref1","author":"ahuja","year":"1993","journal-title":"Network Flows"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/280756.280873","article-title":"Low-energy embedded FPGA structures","author":"kusse","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.97625"},{"key":"ref25","author":"liu","year":"1977","journal-title":"Elements of Discrete Mathematics"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5437466\/05109476.pdf?arnumber=5109476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:03Z","timestamp":1633913043000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5109476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2013353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}