{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:28:06Z","timestamp":1694636886556},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/tvlsi.2009.2013630","type":"journal-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:17:16Z","timestamp":1246457836000},"page":"666-670","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation"],"prefix":"10.1109","volume":"18","author":[{"given":"Ritu","family":"Singal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asha","family":"Balijepalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anupama","family":"Subramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani R.","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"61560u","DOI":"10.1117\/12.658087","article-title":"modeling of non-uniform device geometries for post-lithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc SPIE"},{"key":"ref11","first-page":"235","article-title":"from poly line to transistor: building bsim models for non-rectangular transistors","volume":"6156","author":"poppe","year":"2006","journal-title":"Proc SPIE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233585"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.601842"},{"key":"ref15","year":"2004","journal-title":"Davinci User's Guide"},{"key":"ref16","year":"2003","journal-title":"BSIM3v3 User s Manual"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.79"},{"key":"ref3","first-page":"307","article-title":"line edge roughness: characterization, modeling and impact on device behavior","author":"croon","year":"2002","journal-title":"IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"ref7","first-page":"78","article-title":"analysis of statistical fluctuations due to line edge roughness in sub 0.1 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex> <\/formula> mosfets","author":"kaya","year":"2001","journal-title":"SISPAD"},{"key":"ref2","year":"2006","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1145\/1278480.1278685","article-title":"modeling and analysis of non-rectangular gate for post-lithography circuit simulation","author":"singha","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5437466\/05153589.pdf?arnumber=5153589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:35Z","timestamp":1633913015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5153589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2013630","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}