{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:09:59Z","timestamp":1694635799041},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tvlsi.2009.2013983","type":"journal-article","created":{"date-parts":[[2009,4,28]],"date-time":"2009-04-28T20:12:52Z","timestamp":1240949572000},"page":"1152-1156","source":"Crossref","is-referenced-by-count":6,"title":["IEEE Standard 1500 Compatible Delay Test Framework"],"prefix":"10.1109","volume":"17","author":[{"family":"Po-Lin Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jhih-Wei Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tsin-Yuan Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"817","article-title":"Waring: Launch off shift tests for delay faults may contribute to test escape","author":"zhuo","year":"2007","journal-title":"Proc Asia South Pac Des Autom Conf (ASP-DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583968"},{"key":"ref12","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120872"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231669"},{"key":"ref4","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.56"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777312"},{"key":"ref8","article-title":"ITC'02 SOC test benchmarks web site","author":"marinissen","year":"2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893662"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"ref1","first-page":"284","article-title":"A structured and scalable mechanism for test access to embedded reusabe cores","author":"marinissen","year":"1998","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5170177\/04895683.pdf?arnumber=4895683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:44Z","timestamp":1633913024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4895683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2013983","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}