{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:01:39Z","timestamp":1773406899350,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tvlsi.2009.2014239","type":"journal-article","created":{"date-parts":[[2009,7,30]],"date-time":"2009-07-30T14:47:40Z","timestamp":1248965260000},"page":"689-696","source":"Crossref","is-referenced-by-count":22,"title":["Unified Logical Effort\u2014A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect"],"prefix":"10.1109","volume":"18","author":[{"given":"Arkadiy","family":"Morgenshtein","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847892"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299287"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183353"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050569"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050587"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.341744"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.365457"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.84943"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.693097"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886400"},{"key":"ref4","author":"morgenshtein","year":"2007","journal-title":"Unified logical effortA method for delay evaluation and minimization in logic paths with RC interconnect"},{"key":"ref3","first-page":"175","author":"sutherland","year":"1999","journal-title":"Logical EffortDesigning Fast CMOS Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"ref5","first-page":"194","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856173"},{"key":"ref2","first-page":"1","article-title":"logical effort: designing for speed on the back of an envelope","author":"sutherland","year":"1991","journal-title":"Proc Univ California\/Santa Cruz Conf ARVLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857400"},{"key":"ref1","author":"sutherland","year":"1999","journal-title":"Logical EffortDesigning Fast CMOS Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"ref22","year":"2007","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120845"},{"key":"ref23","year":"2007","journal-title":"Virtuoso Analog Design Environment User Guide"},{"key":"ref25","year":"2003","journal-title":"Timing optimization in presence of interconnect delays"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5453312\/05175549.pdf?arnumber=5175549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:55Z","timestamp":1633913095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5175549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2014239","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}