{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:54Z","timestamp":1761580674259},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tvlsi.2009.2016720","type":"journal-article","created":{"date-parts":[[2009,3,30]],"date-time":"2009-03-30T14:06:43Z","timestamp":1238422003000},"page":"728-732","source":"Crossref","is-referenced-by-count":5,"title":["Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching"],"prefix":"10.1109","volume":"17","author":[{"given":"M.","family":"Loghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Azzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.285748"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2005.1611271"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2006.344197"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2005.238"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/ICVD.2004.1260922","article-title":"partial tag comparison: a new technology for power-efficient set-associative cache designs","author":"min","year":"2004","journal-title":"Proc 17th Int Conf VLSI Des (VLSID)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1145\/500001.500028","article-title":"data cache energy minimizations through programmable tag size matching to the applications","author":"petrov","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645797"},{"key":"ref18","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Ann Workshop Workload Characterization"},{"key":"ref19","year":"0","journal-title":"ARM11 MPCore"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268840"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.2001.924655"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.628399"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268850"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805823"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5808-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2001.953587"},{"key":"ref20","author":"hennessy","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4839067\/04806120.pdf?arnumber=4806120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:02:22Z","timestamp":1633910542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4806120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2016720","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}