{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T04:14:09Z","timestamp":1768623249698,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tvlsi.2009.2016726","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T16:02:43Z","timestamp":1239811363000},"page":"688-696","source":"Crossref","is-referenced-by-count":13,"title":["A 10-Gb\/s CML I\/O Circuit for Backplane Interconnection in 0.18-$\\mu$m CMOS Technology"],"prefix":"10.1109","volume":"17","author":[{"family":"Min-Sheng Kao","sequence":"first","affiliation":[]},{"family":"Jen-Ming Wu","sequence":"additional","affiliation":[]},{"family":"Chih-Hsing Lin","sequence":"additional","affiliation":[]},{"family":"Fan-Ta Chen","sequence":"additional","affiliation":[]},{"family":"Ching-Te Chiu","sequence":"additional","affiliation":[]},{"given":"S.S.H.","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2004.1354608"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1963.0050"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.300"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346559"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862352"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050557"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/101.19320"},{"key":"ref17","first-page":"28","article-title":"design issues in low-voltage high-speed current-mode logic buffers","author":"payam","year":"2003","journal-title":"Proc ACM Great Lakes Symp VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493868"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554493"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893625"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845970"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(01)00428-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(01)00427-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref1","year":"2002","journal-title":"The evolution of high-speed transceiver technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2003.1209185"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4839067\/04814487.pdf?arnumber=4814487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:02:21Z","timestamp":1633910541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4814487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2016726","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}