{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T07:11:26Z","timestamp":1766301086645},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tvlsi.2009.2017024","type":"journal-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:17:16Z","timestamp":1246457836000},"page":"794-807","source":"Crossref","is-referenced-by-count":26,"title":["Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation"],"prefix":"10.1109","volume":"18","author":[{"given":"Irfan","family":"Habib","sequence":"first","affiliation":[]},{"given":"\u00d6zg\u00fcn","family":"Paker","sequence":"additional","affiliation":[]},{"given":"Sergei","family":"Sawitzki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.826163"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/26.412720"},{"key":"ref33","first-page":"3366","article-title":"trace back technques adapted to the surviving memory managementin the m algorithm","author":"boutillon","year":"2000","journal-title":"Proc Int Conf (ICASSP)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/30.485461"},{"key":"ref31","first-page":"5","article-title":"power reduction techniques for a viterbi decoder implementation","author":"bogdan","year":"2000","journal-title":"Proc 3rd Int Workshop (ESDLPD)"},{"key":"ref30","author":"ranpara","year":"1999","journal-title":"On a viterbi decoder design for low power dissipation"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.881187"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/26.221067"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9030"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.849106"},{"key":"ref10","author":"wesel","year":"2003","journal-title":"Wiley Encyclopedia of Telecommunications"},{"key":"ref40","author":"kamuf","year":"2007","journal-title":"Trellis decoding From algorithm to flexible architectures"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.173118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2003.818100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1990.116778"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112266"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.585246"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/26.31176"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/26.223789"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/26.225495"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.847158"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535288"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1993.319148"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015694"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176168"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.823657"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/26.46516"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/26.554365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/35.79382"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/49.62830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.486078"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1989.49807"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/S1110865703310054"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827600"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2003.1235651"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.845186"},{"key":"ref23","author":"madisetti","year":"1995","journal-title":"VLSI Digital Signal Processors An Introduction to Rapid Prototyping and Digital Synthesis"},{"key":"ref26","first-page":"195","article-title":"a 550 mb\/s radix-4 bit-level pipelined 16-state 0.25-m cmos viterbi decoder","author":"gierenz","year":"2000","journal-title":"Proc IEEE Int Conf ASAP"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1990.117124"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5453312\/05152947.pdf?arnumber=5152947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:53Z","timestamp":1633910453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5152947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":40,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2017024","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}