{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:46:44Z","timestamp":1761662804441},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tvlsi.2009.2017750","type":"journal-article","created":{"date-parts":[[2009,8,25]],"date-time":"2009-08-25T20:13:44Z","timestamp":1251231224000},"page":"967-977","source":"Crossref","is-referenced-by-count":15,"title":["A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration"],"prefix":"10.1109","volume":"18","author":[{"given":"Aamir","family":"Zia","sequence":"first","affiliation":[]},{"given":"Philip","family":"Jacob","sequence":"additional","affiliation":[]},{"given":"Jin-Woo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Russell P.","family":"Kraft","sequence":"additional","affiliation":[]},{"given":"John F.","family":"McDonald","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825833"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014893"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.886026"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.799846"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.799847"},{"key":"ref17","first-page":"174","article-title":"a new sram cell design using 0.35-<formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula>m cmos\/simox technology","author":"kumagai","year":"1997","journal-title":"Proc IEEE Int SOI Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref4","first-page":"108","article-title":"mitigating memory wall effects in high clock rate and multi-core cmos 3d ics processor-memory stacks","volume":"97","author":"jacob","year":"2009","journal-title":"Proc IEEE (Special Issue 3D Integr Technol )"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.151"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842890"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502578"},{"key":"ref7","first-page":"519","article-title":"three dimensional cache design exploration using 3dcacti","author":"tsai","year":"2005","journal-title":"Proc IEEE Int Conf Comput Des (ICCD)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.919276"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5471724\/05223675.pdf?arnumber=5223675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:27Z","timestamp":1633913007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5223675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2017750","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}