{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:37Z","timestamp":1761580717788},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tvlsi.2009.2017794","type":"journal-article","created":{"date-parts":[[2009,9,16]],"date-time":"2009-09-16T16:56:42Z","timestamp":1253120202000},"page":"1742-1748","source":"Crossref","is-referenced-by-count":8,"title":["A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application"],"prefix":"10.1109","volume":"17","author":[{"family":"Qingjin Du","sequence":"first","affiliation":[]},{"family":"Jingcheng Zhuang","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kwasniewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"384","article-title":"a quad 3.125 gbps transceiver cell with all-digital data recovery circuits","author":"lee","year":"2005","journal-title":"IEEE Symp VLSI Circuits Dig Techn Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872705"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.824704"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref8","first-page":"451","article-title":"an 800 mbps multi-channel cmos serial link with 3<formula formulatype=\"inline\"><tex notation=\"tex\">$\\,\\times$<\/tex><\/formula> oversampling","author":"kim","year":"1995","journal-title":"Proc IEEE CICC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283472"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804342"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5313696\/05238568.pdf?arnumber=5238568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:25Z","timestamp":1633913005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5238568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":9,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2017794","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}