{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:39:48Z","timestamp":1742380788959},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/tvlsi.2009.2017909","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T14:45:45Z","timestamp":1244645145000},"page":"923-928","source":"Crossref","is-referenced-by-count":10,"title":["Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication"],"prefix":"10.1109","volume":"17","author":[{"given":"W.F.","family":"McLaughlin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514642"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"ref6","first-page":"117","article-title":"fast asynchronous shift register for bit serial communication","author":"dobkin","year":"2007","journal-title":"Proc IEEE Int Symp Asynchronous Circuits Syst"},{"key":"ref5","first-page":"55","article-title":"efficient self-timing with level-encoded 2-phase dual-rail (ledr)","author":"dean","year":"1991","journal-title":"Proc Conf Adv Res VLSI"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"xii","DOI":"10.1109\/ASYNC.2006.11","article-title":"asynchronous design: an enabler for flexible microelectronics (keynote talk)","author":"karaki","year":"2006","journal-title":"Proc IEEE Int Symp Asynchronous Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727058"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/ASYNC.2003.1199173","article-title":"delay-insensitive, point-to-point interconnect using m-of-n codes","author":"bainbridge","year":"2003","journal-title":"Proc 9th IEEE Int Symp Asynchronous Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF00464358"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5089930\/05071148.pdf?arnumber=5071148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:22Z","timestamp":1633913002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":14,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2017909","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}