{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:02:07Z","timestamp":1757541727187},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tvlsi.2009.2018091","type":"journal-article","created":{"date-parts":[[2009,8,7]],"date-time":"2009-08-07T15:01:34Z","timestamp":1249657294000},"page":"1020-1024","source":"Crossref","is-referenced-by-count":7,"title":["A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System"],"prefix":"10.1109","volume":"18","author":[{"given":"Youngsun","family":"Han","sequence":"first","affiliation":[]},{"given":"Peter","family":"Harliman","sequence":"additional","affiliation":[]},{"given":"Seon Wook","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jong-Kook","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"a hardware architecture for a multi mode block interleaver","author":"tell","year":"2004","journal-title":"Proc Int Communications Circuits Syst Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.659469"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370270"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.1717"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895515"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.12.006"},{"key":"ref17","year":"2006","journal-title":"Virtex-4 Multi-Platform FPGA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1971.1090719"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1970.1054443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.923803"},{"key":"ref5","article-title":"a theory of interleavers","author":"andrews","year":"1997","journal-title":"IEEE Int Symp Inf Theory"},{"key":"ref8","author":"kim","year":"2007","journal-title":"Interleaver & Deinterleaver for MB-OFDM"},{"key":"ref7","year":"2005","journal-title":"MAC-PHY Interface Specification 1 0"},{"key":"ref2","author":"lin","year":"1983","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.834184"},{"key":"ref9","first-page":"50","article-title":"implementation of mb-ofdm transmitter baseband based on fpga","author":"jinsong","year":"2008","journal-title":"Proc Int Communications Circuits Syst Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5471724\/05191026.pdf?arnumber=5191026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:33Z","timestamp":1633913013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5191026\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2018091","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}