{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:41:48Z","timestamp":1775868108185,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tvlsi.2009.2019279","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"887-900","source":"Crossref","is-referenced-by-count":59,"title":["SRAM Read\/Write Margin Enhancements Using FinFETs"],"prefix":"10.1109","volume":"18","author":[{"given":"Andrew","family":"Carlson","sequence":"first","affiliation":[]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Balasubramanian","sequence":"additional","affiliation":[]},{"given":"Radu","family":"Zlatanovici","sequence":"additional","affiliation":[]},{"given":"Tsu-Jae","family":"King Liu","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346590"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979532"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391613"},{"key":"ref32","year":"2003","journal-title":"TAURUS v 2003 12"},{"key":"ref31","first-page":"105","article-title":"finfet sram with enhanced read\/write margins","author":"carlson","year":"2006","journal-title":"Proc IEEE SOI Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077607"},{"key":"ref37","first-page":"411","article-title":"a functional finfet-dgcmos sram cell","author":"nowak","year":"2002","journal-title":"Proc IEDM"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705213"},{"key":"ref35","first-page":"627","article-title":"a 65 nm node strained so1 technology with slim spacer","author":"yang","year":"2003","journal-title":"Proc IEDM"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.812565"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221219"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.944188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283650"},{"key":"ref14","year":"2006","journal-title":"ITRS 2006 Update"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033790"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/55.841313"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.981219"},{"key":"ref19","first-page":"613","article-title":"pragmatic design of nanoscale multi-gate cmos","author":"fossum","year":"2004","journal-title":"Proc IEDM"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.182"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860130"},{"key":"ref27","first-page":"74","article-title":"independent-gate controlled asymmetrical sram cells in double-gate mosfet technology for improved read stability","author":"kim","year":"2006","journal-title":"Proc ESSCIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"736","DOI":"10.1109\/IEDM.1987.191536","article-title":"new effects of trench isolated transistor using side-wall gates","author":"hieda","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.76"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2001.937858"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOSSOI.1990.145749"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.805634"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269158"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249415"},{"key":"ref42","first-page":"201","article-title":"a novel 6t-sram cell technology designed with rectangular patterns scalable beyond 0.18 um generation and desirable for ultra high speed operation","author":"ishida","year":"1998","journal-title":"Proc IEDM"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705221"},{"key":"ref41","first-page":"157","article-title":"validated 90 nm cmos technology platform with low-k copper interconnects for advanced system-on-chip (soc)","author":"devoivre","year":"2002","journal-title":"Proc MTDT"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356490"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391610"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430325"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5471724\/05229332.pdf?arnumber=5229332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:35Z","timestamp":1633909895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":45,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2019279","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}