{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:34:18Z","timestamp":1694637258119},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tvlsi.2009.2019414","type":"journal-article","created":{"date-parts":[[2009,8,7]],"date-time":"2009-08-07T15:01:34Z","timestamp":1249657294000},"page":"1362-1366","source":"Crossref","is-referenced-by-count":3,"title":["Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing"],"prefix":"10.1109","volume":"17","author":[{"family":"Chenjie Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref11","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc WWC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref13","author":"tarjan","year":"2006","journal-title":"Cacti 4 0 An integrated cache timing power and area model"},{"key":"ref14","first-page":"628","article-title":"low-power design methodology for an on-chip bus with adaptive bandwidth capability","author":"bashirullah","year":"2003","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057728"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069991"},{"key":"ref2","first-page":"10","article-title":"the coherence predictor cache: a resource-efficient and accurate coherence prediction infrastructure","author":"nilsson","year":"2003","journal-title":"Proc ISPDP"},{"key":"ref1","first-page":"182","article-title":"token coherence: decoupling performance and correctness","author":"martin","year":"2003","journal-title":"Proc ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346290"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5208586\/05191029.pdf?arnumber=5191029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:35Z","timestamp":1633909895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5191029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2019414","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}