{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T09:48:12Z","timestamp":1748425692273},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tvlsi.2009.2019660","type":"journal-article","created":{"date-parts":[[2009,10,9]],"date-time":"2009-10-09T17:49:20Z","timestamp":1255110560000},"page":"1043-1056","source":"Crossref","is-referenced-by-count":13,"title":["An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz"],"prefix":"10.1109","volume":"18","author":[{"given":"Montek","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose A.","family":"Tierno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Rylyakov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergey","family":"Rylov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"292","article-title":"Asynchronous interlocked pipelined CMOS circuits operating at 3.3–4.5 GHz","author":"schuster","year":"2000","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.837017"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.364436"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535283"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.482200"},{"key":"ref17","author":"williams","year":"1991","journal-title":"Self-timed rings and their application to division"},{"key":"ref18","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref19","first-page":"1","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1972.1054829"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505330"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0368"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844538"},{"key":"ref5","author":"oppenheim","year":"1989","journal-title":"Discrete-Time Signal Processing"},{"key":"ref8","author":"lines","year":"1998","journal-title":"Pipelined Asynchronous Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000299"},{"key":"ref9","first-page":"1","author":"davis","year":"1995","journal-title":"Asynchronous Digital Circuit Design"},{"key":"ref1","first-page":"60","article-title":"a 1.3 gsample\/s 10-tap full-rate variable-latency self-timed fir filter with clocked interfaces","author":"tierno","year":"2002","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref22","author":"hwang","year":"1979","journal-title":"Computer Arithmetic Principles Architecture and Design"},{"key":"ref21","author":"unger","year":"1969","journal-title":"Asynchronous Sequential Switching Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666509"},{"key":"ref23","first-page":"190","article-title":"a 2.3 gsample\/s 10-tap digital fir filter for magnetic recording read channels","author":"rylov","year":"2001","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref26","first-page":"18","article-title":"Design for testability—A survey","volume":"31","author":"williams","year":"1983","journal-title":"Proc IEEE"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000295"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5491361\/05282523.pdf?arnumber=5282523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:45Z","timestamp":1633909905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5282523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2019660","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}