{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T05:18:17Z","timestamp":1716527897000},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tvlsi.2009.2019978","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"1134-1139","source":"Crossref","is-referenced-by-count":10,"title":["On-Chip SOC Test Platform Design Based on IEEE 1500 Standard"],"prefix":"10.1109","volume":"18","author":[{"given":"Kuen-Jong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong-Yu","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Yao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Ting","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Cheng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268943"},{"key":"ref11","year":"2001","journal-title":"IEEE Std 1149 1 IEEE Standard Test Access Port and Boundary-Scan Architecture"},{"key":"ref12","first-page":"2983","article-title":"an embedded processor based soc test platform","author":"lee","year":"2005","journal-title":"Proc Int Symp Circuits and Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373234"},{"key":"ref14","author":"you","year":"2007","journal-title":"High-performance component design for SOC test platforms with mixed-signal test capability"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.67"},{"key":"ref17","first-page":"52","article-title":"a high speed bist architecture for ddr-sdram testing","author":"shen","year":"2005","journal-title":"Proc IEEE Int Workshop on Memory Technology Design and Testing"},{"key":"ref18","first-page":"124","article-title":"a sigma-delta modulation based bist scheme for a\/d converters","author":"lee","year":"2003","journal-title":"Proc Asian Test Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.811328"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358916"},{"key":"ref3","year":"2005","journal-title":"IEEE Std 15002005 IEEE Standard for Embedded Core Test"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.21"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923439"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206344"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283867"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893556"},{"key":"ref21","year":"0","journal-title":"ARM 926EJ-S Web Site"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5491361\/05229351.pdf?arnumber=5229351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:25Z","timestamp":1633909885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2019978","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}