{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T04:11:59Z","timestamp":1751688719404,"version":"3.41.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tvlsi.2009.2020727","type":"journal-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:12:41Z","timestamp":1254319961000},"page":"1243-1248","source":"Crossref","is-referenced-by-count":2,"title":["On the Power Management of Simultaneous Multithreading Processors"],"prefix":"10.1109","volume":"18","author":[{"given":"Ahmed","family":"Youssef","sequence":"first","affiliation":[{"name":"Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Zahran","sequence":"additional","affiliation":[{"name":"City Univ. of New York, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[{"name":"Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[{"name":"Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Intel Nehalem Processor (i7)","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref13","first-page":"819","article-title":"simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"Proc Computer Measurement Group Conf"},{"key":"ref14","first-page":"239","article-title":"learning-based smt processor resource distribution via hill-climbing","author":"choi","year":"2006","journal-title":"Proc ISCA"},{"key":"ref15","first-page":"14","article-title":"the optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proc ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349339"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1324","DOI":"10.1109\/TCAD.2003.818127","article-title":"design and optimization of multi-threshold cmos (mtcmos) circuits","volume":"22","author":"anis","year":"2003","journal-title":"Trans CAD"},{"journal-title":"Thread-sensitive scheduling for SMT processors","year":"2000","author":"parekh","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.22"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"ref5","first-page":"1114","article-title":"a comparative study between static and dynamic sleep signal generation techniques for leakage tolerant designs","year":"2008","journal-title":"IEEE Trans VLSI"},{"key":"ref8","article-title":"leveraging simultaneous multithreading for adaptive thermal control","author":"donald","year":"2005","journal-title":"Proc 2nd Workshop Temperature-Aware Computer Systems (TACS) in Conjunction With ISCA-32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812579"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5518454\/05272479.pdf?arnumber=5272479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T17:53:40Z","timestamp":1751651620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5272479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":18,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2020727","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}