{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:35Z","timestamp":1761580715621},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tvlsi.2009.2020859","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"1107-1117","source":"Crossref","is-referenced-by-count":31,"title":["Asynchronous Current Mode Serial Communication"],"prefix":"10.1109","volume":"18","author":[{"given":"Rostislav","family":"Dobkin","sequence":"first","affiliation":[]},{"given":"Michael","family":"Moyal","sequence":"additional","affiliation":[]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117285"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117284"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812366"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923141"},{"key":"ref31","first-page":"413","article-title":"low voltage sensing techniques and secondary design issues for sub-90 nm caches","author":"sinha","year":"2003","journal-title":"Proc ESSCIRC"},{"key":"ref30","first-page":"113","article-title":"high-performance and low-voltage sense-amplifier techniques for sub-90 nm sram","author":"sinha","year":"2003","journal-title":"SOC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000294"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405738"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382163"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.107"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353620"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.309909"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","year":"2005","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853611"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403617"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902209"},{"key":"ref24","first-page":"10","article-title":"a wave-pipelined on-chip interconnect structure for networks-on-chips","author":"xu","year":"2003","journal-title":"Proc IEEE Symp High-Perform Interconnects"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850086"},{"key":"ref25","first-page":"10","article-title":"wave pipelining for application-specific networks-on-chip","author":"xu","year":"2003","journal-title":"CASES"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780180"},{"key":"ref51","author":"green","year":"2008","journal-title":"High-Speed circuits design techniques"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/505329.505331"},{"key":"ref54","year":"2005","journal-title":"Interconnect Models"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1117\/12.499957","article-title":"high bandwidth, low latency global interconnect","volume":"5117","author":"svensson","year":"2003","journal-title":"Proc SPIE Conf"},{"key":"ref52","author":"johnson","year":"1993","journal-title":"High-Speed Digital Design A Handbook of Black Magic"},{"key":"ref10","author":"lee","year":"2001","journal-title":"An efficient I\/O and clock recovery design for terabit integrated circuits"},{"key":"ref11","first-page":"151","article-title":"a high-speed clockless serial link transceiver","author":"teifel","year":"2003","journal-title":"ASYNC"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117301"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299307"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.20"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.17"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870922"},{"key":"ref17","first-page":"116","article-title":"interconnect ip for gigascale system-on-chip","author":"saastamoinen","year":"2001","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"ref18","first-page":"618","article-title":"high-speed serial communication with error correction in 0.25 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos technology","author":"suutari","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Systems (ISCAS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469344"},{"key":"ref4","author":"de micheli","year":"2006","journal-title":"Networks on Chip"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref6","author":"sidiropoulos","year":"1998","journal-title":"High Performance Inter-Chip Signaling"},{"key":"ref5","author":"yang","year":"1998","journal-title":"Design of high-speed serial link in CMOS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507736"},{"key":"ref7","author":"ellersick","year":"2001","journal-title":"Data converters for high-speed CMOS links"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801624"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176820"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/12.537126"},{"key":"ref45","first-page":"55","article-title":"efficient self-timing with level-encoded 2-phase dual-rail (ledr)","author":"dean","year":"1991","journal-title":"ARVLSI"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref47","year":"0","journal-title":"DS-DE"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.20"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692589"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464659"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5491361\/05229353.pdf?arnumber=5229353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:02Z","timestamp":1633909922000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":55,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2020859","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}