{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T00:06:26Z","timestamp":1774569986504,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tvlsi.2009.2020989","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"1196-1208","source":"Crossref","is-referenced-by-count":106,"title":["C-Pack: A High-Performance Microprocessor Cache Compression Algorithm"],"prefix":"10.1109","volume":"18","author":[{"family":"Xi Chen","sequence":"first","affiliation":[]},{"family":"Lei Yang","sequence":"additional","affiliation":[]},{"given":"Robert P","family":"Dick","sequence":"additional","affiliation":[]},{"family":"Li Shang","sequence":"additional","affiliation":[]},{"given":"Haris","family":"Lekatsas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"184","article-title":"design and evaluation of a selective compressed memory system","author":"lee","year":"1999","journal-title":"Proc Int Conf Computer Design"},{"key":"ref11","article-title":"Low-energy data cache using sign compression and cache line bisection","author":"kim","year":"2002","journal-title":"Workshop on Memory Performance Issues"},{"key":"ref12","first-page":"469","article-title":"performance analysis of on-chip cache and main memory compression systems for high-end parallel computers","author":"yim","year":"2004","journal-title":"Proc Int Conf Parallel Distributed Processing Techniques Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2003.1203717"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"ref15","first-page":"327","article-title":"restrictive compression techniques to increase level 1 cache capacity","author":"pujara","year":"2005","journal-title":"Proc Int Conf Computer Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147086"},{"key":"ref17","author":"rabaey","year":"1998","journal-title":"Digital Integrated Circuits"},{"key":"ref18","author":"bovet","year":"2002","journal-title":"Understanding the Linux Kernel"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/26.61469"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"ref5","author":"burrows","year":"1994","journal-title":"A block sorting lossless data compression algorithm"},{"key":"ref8","author":"alameldeen","year":"2004","journal-title":"Frequent pattern compression A significance-based compression scheme for 12 caches"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812288"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054945"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/1028176.1006719","article-title":"adaptive cache compression for high-performance processors","author":"alameldeen","year":"2004","journal-title":"Proc Int Symp Computer Architecture"},{"key":"ref9","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref20","author":"alameldeen","year":"2006","journal-title":"Using compression to improve chip multiprocessor performance"},{"key":"ref22","author":"lee","year":"0","journal-title":"MediaBench a tool for evaluating and synthesizing multimedia and communications systems"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.1996.488325"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5518454\/05229354.pdf?arnumber=5229354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:01Z","timestamp":1633909921000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":24,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2020989","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}