{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:44:00Z","timestamp":1694637840802},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tvlsi.2009.2022361","type":"journal-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:12:41Z","timestamp":1254319961000},"page":"1257-1261","source":"Crossref","is-referenced-by-count":7,"title":["Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors"],"prefix":"10.1109","volume":"18","author":[{"family":"Chenjie Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref12","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc WWC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref14","author":"tarjan","year":"2006","journal-title":"Cacti 4 0 An integrated cache timing power and area model"},{"key":"ref4","first-page":"14","article-title":"the thrifty barrier: energy-aware synchronization in shared-memory multiprocessors","author":"li","year":"2004","journal-title":"Proc HPCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884147"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250668"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228900"},{"key":"ref8","first-page":"241","article-title":"fast barriers for scalable ccnuma systems","author":"cheng","year":"2005","journal-title":"Proc ICPP"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.23"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450110"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253771"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/130823.130824"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5518454\/05272388.pdf?arnumber=5272388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:52Z","timestamp":1633909912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2022361","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}