{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T23:55:52Z","timestamp":1769212552177,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tvlsi.2009.2022531","type":"journal-article","created":{"date-parts":[[2009,11,3]],"date-time":"2009-11-03T15:14:52Z","timestamp":1257261292000},"page":"1301-1309","source":"Crossref","is-referenced-by-count":47,"title":["Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking"],"prefix":"10.1109","volume":"18","author":[{"given":"Swaroop","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debabrata","family":"Mohapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283797"},{"key":"ref11","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref12","year":"0","journal-title":"Synopsys Design Compiler"},{"key":"ref13","year":"0","journal-title":"BPTM 70 nm Berkeley Predictive Technology Model"},{"key":"ref14","year":"0","journal-title":"Synopsys Nanosim"},{"key":"ref15","year":"0","journal-title":"SPEC 2000 Benchmarks"},{"key":"ref16","year":"0","journal-title":"SimpleScalar Tool Set"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref2","first-page":"195","article-title":"Cascaded carry-select adder (<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\hbox{C}}^{2}{\\hbox{SA}}$<\/tex><\/formula>): A new structure for low-power CSA design","author":"chen","year":"2005","journal-title":"Proc Int Symp Low Power Electronic Design (ISLPED)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240880"},{"key":"ref9","first-page":"128","article-title":"a 670 ps, 64 bit dynamic low power adder design","author":"woo","year":"2000","journal-title":"Proc Int Symp Comput Architect"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5556483\/05291701.pdf?arnumber=5291701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:54:18Z","timestamp":1633910058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5291701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2022531","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}