{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:36Z","timestamp":1759147476802},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tvlsi.2009.2024343","type":"journal-article","created":{"date-parts":[[2009,9,16]],"date-time":"2009-09-16T16:56:42Z","timestamp":1253120202000},"page":"1399-1411","source":"Crossref","is-referenced-by-count":9,"title":["Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling"],"prefix":"10.1109","volume":"18","author":[{"given":"Hao","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunta","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Smart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146965"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309855"},{"key":"ref12","first-page":"761","article-title":"robust and passive model-order reduction for circuits containing susceptance elements","author":"zheng","year":"2002","journal-title":"Proc Int Conf Comput Aided Des (ICCAD)"},{"key":"ref13","first-page":"74","article-title":"sapor: second-order arnoldi method for passive order reduction of rcs circuits","author":"su","year":"2004","journal-title":"Proc Int Conf Comput Aided Des (ICCAD)"},{"key":"ref14","first-page":"80","article-title":"sprim: structure-preserving reduced-order interconnect macro-modeling","author":"freund","year":"2004","journal-title":"Proc Int Conf Comput Aided Des (ICCAD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846217"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.859772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1974.1128204"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084079"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167536"},{"key":"ref27","author":"celik","year":"2002","journal-title":"IC Interconnect Analysis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850820"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"618","DOI":"10.1145\/1278480.1278635","article-title":"off-chip decoupling capacitor allocation for chip package co-design","author":"hao yu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846361"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"ref7","author":"pillage","year":"1994","journal-title":"Electronic Circuit and System Simulation Methods"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896465"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.709396"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974910"},{"key":"ref20","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref22","author":"balanis","year":"1989","journal-title":"Advanced Engineering Electromagnetics"},{"key":"ref21","author":"jackson","year":"1975","journal-title":"Classical Electrodynamics"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1976.1084166"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2005.1518178"},{"key":"ref26","author":"grimme","year":"1997","journal-title":"Krylov projection methods for model reduction"},{"key":"ref25","author":"saad","year":"2000","journal-title":"Iterative Methods for Linear Systems"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5584916\/05238567.pdf?arnumber=5238567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:13Z","timestamp":1633909873000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5238567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":30,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2024343","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}