{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T12:59:21Z","timestamp":1772283561150,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tvlsi.2009.2025169","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"1447-1460","source":"Crossref","is-referenced-by-count":25,"title":["An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes"],"prefix":"10.1109","volume":"18","author":[{"given":"Bo","family":"Xiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Bao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2002.1188425"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864133"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.906890"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.826194"},{"key":"ref15","first-page":"220","article-title":"partly parallel overlapped sum-product decoder architectures for quasi-cyclic ldpc codes","author":"chen","year":"2006","journal-title":"Proc IEEE SiPS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.841982"},{"key":"ref17","author":"guilloud","year":"2004","journal-title":"Generic architectures for LDPC codes decoding"},{"key":"ref18","first-page":"284","article-title":"n. r. low-power vlsi decoder architectures for ldpc codes","author":"mansour","year":"2002","journal-title":"Proc ISLPED"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049697"},{"key":"ref4","author":"peterson","year":"1972","journal-title":"Error-Correcting Codes"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref6","author":"wiberg","year":"1996","journal-title":"Codes and decoding on general graphs"},{"key":"ref5","author":"lin","year":"1983","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965573"},{"key":"ref7","first-page":"1036","article-title":"efficient implementation of the sum-product algorithm for decoding ldpc codes","volume":"2","author":"hu","year":"2001","journal-title":"Proc IEEE Globecom"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","author":"chen","year":"2003","journal-title":"Reduced complexity decoding algorithms for low-density parity-check codes and turbo codes"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.895247"},{"key":"ref21","first-page":"61","article-title":"vlsi design of an irregular ldpc decoder in dtmb","volume":"28","author":"yun","year":"2007","journal-title":"J Commun"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80768-0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2003.1258213"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916610"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5584916\/05229115.pdf?arnumber=5229115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:59Z","timestamp":1633909859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2025169","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}