{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:16:13Z","timestamp":1772568973946,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tvlsi.2009.2025280","type":"journal-article","created":{"date-parts":[[2009,11,30]],"date-time":"2009-11-30T19:57:12Z","timestamp":1259611032000},"page":"1471-1482","source":"Crossref","is-referenced-by-count":34,"title":["Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1109","volume":"18","author":[{"given":"Yoonjin","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabi N.","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/FPL.2005.1515707","article-title":"custom implementation of the coarse-grained reconfigurable adres architecture for multimedia purposes","author":"vererdas","year":"2005","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref12","first-page":"227","article-title":"design and evaluation of coarse-grained reconfigurable architecture","author":"kim","year":"2004","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref13","first-page":"12","article-title":"resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"2005","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195507"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303136"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_23"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855217"},{"key":"ref18","year":"2002","journal-title":"ARM Corporation home page"},{"key":"ref19","year":"0","journal-title":"Synopsys Corporation home page"},{"key":"ref4","article-title":"Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations","author":"bansal","year":"2003","journal-title":"Proc Workshop Appl Specific Process"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref6","article-title":"interconnect architecture exploration for low-energy reconfigurable single-chip dsps","author":"zhang","year":"1999","journal-title":"IEEE Computer Society Workshop VLSI"},{"key":"ref5","article-title":"Energy-aware interconnect-exploration of coarse-grained reconfigurable processors","author":"lambrechts","year":"2005","journal-title":"Proc Workshop Appl Specific Process"},{"key":"ref8","author":"lee","year":"2002","journal-title":"Mapping loops on coarse-grained reconfigurable architectures using memory operation sharing"},{"key":"ref7","first-page":"148","article-title":"Mapping of regular nested loop programs to coarse-grained reconfigurable arrays—Constraints and methodology","author":"hannig","year":"2004","journal-title":"Proc Int Symp Parallel Distrib Process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835089"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref20","year":"2005","journal-title":"Model Technology Corporation home page"},{"key":"ref22","year":"2001","journal-title":"DSP compiler and processor evaluation-DSPstone"},{"key":"ref21","year":"1992","journal-title":"Netlib repository"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/780731.780758"},{"key":"ref25","first-page":"57","article-title":"regular mapping for coarse-grained reconfigurable architectures","author":"hanning","year":"2004","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5584916\/05339094.pdf?arnumber=5339094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:58Z","timestamp":1633909858000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5339094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2025280","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}