{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T13:33:07Z","timestamp":1783344787372,"version":"3.54.6"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/tvlsi.2009.2026280","type":"journal-article","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T12:21:53Z","timestamp":1250857313000},"page":"1621-1624","source":"Crossref","is-referenced-by-count":27,"title":["Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance"],"prefix":"10.1109","volume":"18","author":[{"given":"Yiran","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng-Kok","family":"Koh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19981706"},{"key":"ref3","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1999.799346"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380820"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240880"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381701"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5609231\/05208444.pdf?arnumber=5208444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:06Z","timestamp":1633910346000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5208444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":8,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2026280","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}