{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:31:00Z","timestamp":1694637060307},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tvlsi.2009.2026905","type":"journal-article","created":{"date-parts":[[2009,9,4]],"date-time":"2009-09-04T14:38:22Z","timestamp":1252075102000},"page":"1762-1766","source":"Crossref","is-referenced-by-count":4,"title":["Diagnosis of MRAM Write Disturbance Fault"],"prefix":"10.1109","volume":"18","author":[{"given":"Chin-Lung","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Wea","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Yi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wan-Yu","family":"Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ji-Jan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Ching","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chung","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Jer","family":"Kao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2003","journal-title":"Method of writing to scalable magnetoresistive random access memory element"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.837608"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1995.466385"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887170"},{"key":"ref15","author":"wang","year":"2006","journal-title":"Design for Testability VLSI Test Principles and Architectures"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020805224219"},{"key":"ref17","first-page":"15","article-title":"flash memory built-in self-diagnosis with test mode control","author":"yeh","year":"2005","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref18","first-page":"468","article-title":"error catch and analysis for semiconductor memories using march tests","author":"wu","year":"2000","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des (ICCAD)"},{"key":"ref4","first-page":"124","article-title":"mram defect analysis and fault modeling","author":"su","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026905"},{"key":"ref5","article-title":"testing mram for write disturbance fault","author":"su","year":"2006","journal-title":"Int Test Conf (ITC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915402"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2006.19"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005424"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222362"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5634429\/05229479.pdf?arnumber=5229479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:58:58Z","timestamp":1633910338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5229479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":18,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2026905","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}