{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:00:59Z","timestamp":1773406859671,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tvlsi.2009.2027327","type":"journal-article","created":{"date-parts":[[2009,9,24]],"date-time":"2009-09-24T19:51:15Z","timestamp":1253821875000},"page":"1767-1771","source":"Crossref","is-referenced-by-count":36,"title":["A Low Error and High Performance Multiplexer-Based Truncated Multiplier"],"prefix":"10.1109","volume":"18","author":[{"given":"Chip-Hong","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi Kumar","family":"Satzoda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/ISCAS.2005.1464530","article-title":"a novel multiplexer based truncated array multiplier","author":"chang","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.743408"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848956"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825853"},{"key":"ref14","article-title":"monte carlo statistical analysis for power simulation in synopsys design compiler","author":"satzoda","year":"2006","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.219908"},{"key":"ref16","author":"salomon","year":"2000","journal-title":"Data CompressionThe Complete Reference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.83650"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1997.679090"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851675"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750404"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.42"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-06728-4","author":"baese","year":"2004","journal-title":"Digital Signal Processing with Field Programmable Gate Arrays"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.166611"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5634429\/05256136.pdf?arnumber=5256136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:03Z","timestamp":1633910343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5256136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":16,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2027327","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}