{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:51:54Z","timestamp":1773827514895,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tvlsi.2009.2027567","type":"journal-article","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T12:21:53Z","timestamp":1250857313000},"page":"1534-1545","source":"Crossref","is-referenced-by-count":23,"title":["Variable Input Delay CMOS Logic for Low Power Design"],"prefix":"10.1109","volume":"17","author":[{"given":"T.","family":"Raja","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.167"},{"key":"ref38","first-page":"436","article-title":"variable input delay cmos logic design for low dynamic power circuits","author":"raja","year":"2005","journal-title":"Proc 15th Int Workshop Power Tim Model Opt Simulation (PATMOS)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"ref32","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1186901"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261066"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183188"},{"key":"ref35","author":"raja","year":"2004","journal-title":"Minimum dynamic power CMOS design with variable input delay logic"},{"key":"ref34","author":"raja","year":"2002","journal-title":"A reduced constraint set linear program for low-power design of digital circuits"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856384"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844534"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCDCS.2000.869822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745194"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271842"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057759"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531611"},{"key":"ref24","first-page":"217","article-title":"leakage and dynamic glitch power minimization using integer linear programming for <formula formulatype=\"inline\"><tex notation=\"tex\">$v_{th}$<\/tex> <\/formula> assignment and path balancing","author":"lu","year":"2005","journal-title":"Proc Int Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"ref23","author":"lu","year":"2007","journal-title":"Power and performance optimization of static CMOS circuits with process variation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.29"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.100"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2007.4337663"},{"key":"ref11","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.014"},{"key":"ref12","year":"2003","journal-title":"Affirma analog environment reference"},{"key":"ref13","year":"1998","journal-title":"Low-Power CMOS Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408755"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref18","first-page":"326","article-title":"tilos: a posynomial approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref19","author":"hu","year":"2006","journal-title":"Process-variation-resistant dynamic power optimization for VLSI circuits"},{"key":"ref4","first-page":"2 1 1","article-title":"statistical delay calculation","author":"berkelaar","year":"1997","journal-title":"Workshop notes Int Workshop Logic Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref6","first-page":"1424","article-title":"computing entire area\/power consumption versus delay trade-off curve for gate sizing using a piecewise linear simulator","volume":"15","author":"berkelaar","year":"1996","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref5","first-page":"15","article-title":"statistical delay calculation: a linear time method","author":"berkelaar","year":"1997","journal-title":"Proc IEEE Int Workshop Timing Issues Specif Synth Digit Syst"},{"key":"ref8","first-page":"283","article-title":"gate sizing using a statistical delay model","author":"berkelaar","year":"2000","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref7","first-page":"183","article-title":"using gate sizing to reduce glitch power","author":"berkelaar","year":"1996","journal-title":"Proc ProRisc Work Circuits Syst Signal Process"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922203"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"ref46","first-page":"41","article-title":"glitch-free design of low power asics using customized resistive feedtrough cells","author":"uppalapati","year":"2005","journal-title":"Proc 9th IEEE VLSI Test Symp"},{"key":"ref45","author":"uppalapati","year":"2004","journal-title":"Low power design of standard cell digital VLSI circuits"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856054"},{"key":"ref47","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref42","first-page":"114","article-title":"transistor sizing for switching activity reduction in digital circuits","volume":"1","author":"schimpfle","year":"1999","journal-title":"Proc Eur Conf Circuit Theory Des"},{"key":"ref41","author":"roy","year":"2000","journal-title":"Low-Power CMOS VLSI Circuit Design"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218939"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5247125\/05208319.pdf?arnumber=5208319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:00Z","timestamp":1633910340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5208319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":49,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2027567","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}