{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T20:38:13Z","timestamp":1779395893987,"version":"3.53.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tvlsi.2009.2028346","type":"journal-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:12:41Z","timestamp":1254319961000},"page":"33-41","source":"Crossref","is-referenced-by-count":24,"title":["Efficient Pattern Matching Algorithm for Memory Architecture"],"prefix":"10.1109","volume":"19","author":[{"given":"Cheng-Hung","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.2004.1348108"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231477"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1145\/1095890.1095916","article-title":"Fast and scalable pattern matching for content filtering","author":"dharmapurikar","year":"2005","journal-title":"2005 Symposium on Architectures for Networking and Communications Systems (ANCS) ANCS"},{"key":"ref12","first-page":"404","article-title":"towards gigabit rate network intrusion detection","author":"gokhale","year":"2002","journal-title":"Proc the Eleventh Annual ACM\/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106666"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/IPDPS.2006.1639434","article-title":"performance of fpga implementation of bit-split architecture for intrusion detection systems","author":"jung","year":"2006","journal-title":"Proc Int Parallel Distrib Process Symp (IPDPS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1151659.1159952"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909801"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2006.877221"},{"key":"ref18","first-page":"1","article-title":"high-performance pattern-matching for intrusion detection","author":"lunteren","year":"2006","journal-title":"Proc IEEE InfoCom"},{"key":"ref19","article-title":"internet worm and virus protection in dynamically reconfigurable hardware","author":"lockwood","year":"2003","journal-title":"Military Aerosp Program Logic Device (MAPLD)"},{"key":"ref28","first-page":"2628","article-title":"deterministic memory-efficien string matching algorithms for intrusion detection","author":"tuck","year":"2004","journal-title":"Proc 23nd Conf IEEE Commun Soc (INFOCOMM)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.7"},{"key":"ref27","first-page":"112","article-title":"a high throughput string matching architecture for intrusion detection and prevention","author":"tan","year":"2005","journal-title":"Proc 32nd Annu Int Symp Comput Arch (ISCA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.2006.320212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193807"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1145\/1095890.1095918","article-title":"High-throughput linked-pattern matching for intrusion detection systems","author":"baker","year":"2005","journal-title":"2005 Symposium on Architectures for Networking and Communications Systems (ANCS) ANCS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.50"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/FCCM.2005.34","article-title":"fast reconfiguring deep packet filter for <formula formulatype=\"inline\"><tex notation=\"tex\">$1+{\\rm gigabit network}$<\/tex><\/formula>","author":"cho","year":"2005","journal-title":"Proc 13th Ann IEEE Symp Field Program Custom Comput Mach (FCCM)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1055626.1055640","article-title":"configurable string matching hardware for speeding up intrusion detection","volume":"33","author":"aldwairi","year":"2005","journal-title":"Proc ACM SIGARCH Comput Arch News"},{"key":"ref9","author":"dan","year":"1997","journal-title":"Algorithms on Strings Trees and Sequences Computer Science and Computational Biology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/322063.322075"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1145\/1278480.1278607","article-title":"compact state machines for high performance pattern matching","author":"piyachon","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227239"},{"key":"ref24","first-page":"229","article-title":"snort- lightweight intrusion detection for networks","author":"roesch","year":"1999","journal-title":"Proc 15th Syst Administration Conf (LISA)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391685"},{"key":"ref26","first-page":"227","article-title":"fast regular expression matching using fpgas","author":"sidhu","year":"2001","journal-title":"Proc 9th Ann IEEE Symp Field-Program Custom Comput Mach (FCCM)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.46"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5673483\/05272427.pdf?arnumber=5272427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:35Z","timestamp":1633910375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2028346","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}