{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,27]],"date-time":"2023-05-27T05:10:27Z","timestamp":1685164227113},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tvlsi.2009.2028429","type":"journal-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T18:47:26Z","timestamp":1255459646000},"page":"104-117","source":"Crossref","is-referenced-by-count":5,"title":["Location Cache Design and Performance Analysis for Chip Multiprocessors"],"prefix":"10.1109","volume":"19","author":[{"given":"Jason","family":"Nemeth","sequence":"first","affiliation":[]},{"given":"Rui","family":"Min","sequence":"additional","affiliation":[]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[]},{"given":"Yiming","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/DAC.2002.1012671","article-title":"drg-cache: a data retention gated-ground cache for low power","author":"agarwal","year":"2002","journal-title":"Proc 39th Des Autom Conf"},{"key":"ref12","first-page":"120","article-title":"location cache: a low-power l2 cache system","author":"rui","year":"2004","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref13","author":"thoziyoor","year":"2007","journal-title":"Cacti 5 0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref15","author":"qi","year":"2007","journal-title":"Performance Analysis of Location Cache for Low Power Cache Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref17","first-page":"273","article-title":"way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref19","author":"hennessy","year":"2007","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref4","first-page":"70","article-title":"reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/ICCD.2002.1106794","article-title":"data cache design considerations for the itanium2 processor","author":"lyon","year":"2002","journal-title":"Proc IEEE Int Conf Comput Des VLSI Comput Process (ICCD)"},{"key":"ref5","first-page":"63","article-title":"cache design tradeoffs for power and performance optimization: a case study","author":"su","year":"1997","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"drowsy caches: simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Annu Int Symp Comput Arch"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.476254"},{"key":"ref2","first-page":"217","article-title":"soc design challenges in a multi-threaded 65 nm dual core xeon mp processor","author":"varada","year":"2006","journal-title":"Proc Int SOC Conf"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated- <formula formulatype=\"inline\"><tex notation=\"tex\">$v_{dd}$<\/tex><\/formula>: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref1","first-page":"98","article-title":"an 80-tile 1.28tflops network-on-chip in 65 nm cmos","author":"vangal","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007144"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref24","first-page":"269","article-title":"eviction based placement for storage caches","author":"chen","year":"2003","journal-title":"Proc USENIX Annu Techn Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.49"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5673483\/05286241.pdf?arnumber=5286241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,27]],"date-time":"2023-05-27T04:40:31Z","timestamp":1685162431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5286241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2028429","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}