{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:46:58Z","timestamp":1771613218291,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tvlsi.2009.2029114","type":"journal-article","created":{"date-parts":[[2009,11,3]],"date-time":"2009-11-03T18:36:05Z","timestamp":1257273365000},"page":"24-32","source":"Crossref","is-referenced-by-count":68,"title":["SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage"],"prefix":"10.1109","volume":"19","author":[{"given":"Saibal","family":"Mukhopadhyay","sequence":"first","affiliation":[]},{"given":"Rahul M.","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"211","article-title":"a 45 nm dual-port sram with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"IEEE SOC Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229167"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2006.284405"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907999"},{"key":"ref16","first-page":"2564","article-title":"a 5.6 ghz 64 kb dual-read data cache for the power6tm processor","author":"davis","year":"0","journal-title":"Proc IEEE ISSCC 2006"},{"key":"ref17","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS-2005)"},{"key":"ref4","year":"1998","journal-title":"Memory device using a reduced word line voltage during read operations and a method of accessing such a memory device"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346591"},{"key":"ref5","year":"2003","journal-title":"VDD modulated SRAM for highly scaled high performance cache"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705290"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5673483\/05299101.pdf?arnumber=5299101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:17Z","timestamp":1633910357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5299101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2029114","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}