{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:36:52Z","timestamp":1694637412838},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tvlsi.2009.2029276","type":"journal-article","created":{"date-parts":[[2009,10,16]],"date-time":"2009-10-16T14:16:53Z","timestamp":1255702613000},"page":"146-151","source":"Crossref","is-referenced-by-count":3,"title":["Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating"],"prefix":"10.1109","volume":"19","author":[{"given":"Ashoka","family":"Sathanur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380838"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.70"},{"key":"ref12","first-page":"96","article-title":"efficient boolean characteristic function for fast timed atpg","author":"kuo","year":"2006","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873894"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.402499"},{"key":"ref16","first-page":"663","article-title":"a neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484711"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1013235.1013275","article-title":"Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion","author":"babighian","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref5","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818127"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.924055"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.992765"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5673483\/05288542.pdf?arnumber=5288542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,12]],"date-time":"2021-10-12T13:46:03Z","timestamp":1634046363000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5288542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2029276","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}