{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:21Z","timestamp":1759146561252},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010]]},"DOI":"10.1109\/tvlsi.2009.2030156","type":"journal-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T18:47:26Z","timestamp":1255459646000},"page":"1639-1648","source":"Crossref","is-referenced-by-count":28,"title":["An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement"],"prefix":"10.1109","volume":"18","author":[{"given":"Weixiang","family":"Shen","sequence":"first","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Xianlong","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353668"},{"key":"ref11","first-page":"128","article-title":"gate planning during placement for gated clock network","author":"shen","year":"2008","journal-title":"Proc Int Conf Comput Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065628"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378498"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref16","author":"adya","year":"0","journal-title":"UMICH Physical Design Tools"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669478"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775988.775989"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/43.924825","article-title":"gated clock routing for low-power microprocessor design","volume":"20","author":"oh","year":"2001","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119821"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1145\/566408.566481","article-title":"activity-sensitive clock tree construction for low power","author":"chen","year":"2002","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.20"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5634429\/05286229.pdf?arnumber=5286229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:25Z","timestamp":1633909945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5286229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"references-count":16,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2030156","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2010]]}}}